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Abstract
Hybrid systems provide a formal model for physical systems controlled by discrete-state cont-
rollers. To help with the design of correct controllers, we present a methodology that enables the
veri4cation of linear-time temporal logic properties of general, non-linear hybrid systems. The meth-
odology is based on the deductive transformation and algorithmic checking of hybrid diagrams.
Hybrid diagrams are graphs whose vertices and edges are labeled with 4rst-order assertions;
they represent system abstractions, together with the progress properties that have been proved
about them. The veri4cation process begins with the automatic construction of an initial dia-
gram, whose behavior coincides with that of the hybrid system. The proof of a speci4cation is
constructed by applying a series of diagram transformations to this initial diagram. The transfor-
mations preserve behavior containment, and the aim of the transformations is to obtain a diagram
that can be algorithmically shown to satisfy the speci4cation. Whenever the algorithmic check
of a diagram fails, the check returns guidance for the further transformation of the diagram, or
indications about possible counterexamples to the speci4cation.
We present four rules for transforming diagrams: each rule enables the study of a certain class
of temporal logic properties. While some rules can be applied unconditionally, others require the
proof of 4rst-order veri4cation conditions. We prove that the rules lead to the 4rst veri4cation
methodology for general hybrid systems that is complete (relative to 4rst-order reasoning) for
proving speci4cations expressed in 4rst-order linear-time temporal logic, provided no temporal
operator appears in the scope of a quanti4er. c© 2002 Elsevier Science B.V. All rights reserved.
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1. Introduction
Hybrid systems provide a formal model for physical systems interacting with discrete
controllers. Their temporal behavior is the combination of two types of behavior: the
behavior of the physical system, which is continuous in time, and the behavior of the
controller, which consists in a sequence of discrete state changes. To help with the
notoriously diBcult task of controller design, several methods have been proposed for
the formal speci4cation and veri4cation of hybrid systems. These methods range from
algorithmic methods for the veri4cation of branching-time temporal logic properties
[1,2,3] to deductive approaches for proving linear-time temporal logic properties [16,13]
and interval-based and duration properties [6,11,4].
This paper proposes an approach to the veri4cation of hybrid systems based on
the joint use of deductive and algorithmic methods. The approach is suited to the
veri4cation of linear-time temporal logic properties of general, non-linear hybrid sys-
tems. The approach consists in the deductive construction and re4nement of system
abstractions, represented as hybrid diagrams, followed by the algorithmic check of the
abstractions against the speci4cation. The approach provides the 4rst methodology that
is complete (relative to 4rst-order reasoning) for proving system speci4cations written
in 4rst-order linear temporal logic, with the proviso that no temporal operator appears
in the scope of a quanti4er. Besides this relative completeness result, the advantages of
the proposed methodology over the rule-based approach of Manna and Pnueli [16] and
Kesten et al. [12] include the visual representation of the proof process, the provi-
sion of proof guidance, and the ability to prove speci4cations expressed by temporal
formulas not in canonical form [9].
Hybrid diagrams are related to the fairness diagrams of de Alfaro and Manna [8]
and to the hybrid automata of Alur, Courcoubetis, Henzinger, and Ho [2], Alur, Cour-
coubebetis, Halbwachs, Henzinger and Ho [1] and Henzinger [10]. They consist of
graphs whose vertices are labeled by 4rst-order assertions and whose edges are labeled
by 4rst-order transition relations; associated with each diagram are fairness constraints
that encode acceptance conditions similar to those of !-automata. The diagrams rep-
resent the hybrid system under consideration, along with the safety and progress prop-
erties that have been proved about it. In particular, the vertex and edge labels encode
the behavior of the system and the safety properties it satis4es, while the fairness
constraints encode the progress properties. Hybrid diagrams are suBciently expressive
to encode the phase transition systems (PTSs) of Maler, Manna, and Pnueli [17] and
Kesten, Manna, and Pnueli [12], which will be the system model adopted in this paper.
The construction of the proof of a temporal speci4cation begins by representing
the system as a one-vertex diagram, whose single edge encodes the possible state
transitions (both discrete and continuous) of the hybrid system. This initial diagram
can be transformed using a set of rules that preserve the inclusion of system behaviors,
producing a chain of diagram transformations. The aim of this process is to obtain a
diagram that can be shown to satisfy the speci4cation by purely algorithmic means.
After any number of transformations, we can apply an algorithmic check to the last
diagram of the chain. The check either establishes that the 4nal diagram (and, by
behavior inclusion, the original PTS) satis4es the speci4cation, or it returns a set of
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candidate counterexample paths (CCPs) in the diagram. The CCPs provide guidance
for the extension of the chain of transformations, following the insights of Sipma,
Uribe, and Manna [22]. Additionally, the CCPs can be used to guide the search for
counterexamples by directing the simulation of the original system along the CCPs.
Hence, the proposed approach combines the diagnostic information typical of model
checking with the generality of deductive methods.
There are four rules for transforming diagrams. The simulation rule modi4es the
graph structure of the diagram, enabling the study of safety properties [9]. The justice
and compassion rules prove progress properties of the diagrams, and represent them as
additional fairness constraints. The pruning rule eliminates portions of the diagram that
are never traversed by any computation along which time diverges. These rules generate
4rst-order veri4cation conditions that must be proved to justify the transformation. The
justice and compassion rules are one of the main contributions of this paper, and are at
the basis of the completeness results of the methodology. By relying on ranking and
delay functions to measure progress towards the given goals, the rules enable the proof
of progress properties of the systems; these properties are then represented as fairness
constraints which are added to the diagrams. Ranking functions are a basic tool for
proving progress and termination of reactive systems [18]. Ranking functions associate
with each state an element of a well-ordered set: the element represents the “distance”
between the state and a given goal, and decreases when progress towards the goal is
made. Our completeness proof shows that in order to study progress and termination
of real-time and hybrid systems, it is necessary to augment ranking functions with
delay functions, which provide an upper bound to the amount of time that can elapse
before the ranking function decreases. Delay functions are related to the mappings of
Lynch and Attiya [15]; our results indicate that the combination of ranking and delay
functions is complete for proving progress properties of real-time and hybrid systems.
While the transformation rules have been presented in their full generality, it is possible
to construct libraries that list special cases of the rules that occur frequently in practice
and that can be applied with little user intervention. We present two such special cases
and illustrate them on an example.
2. Phase transition systems
The hybrid system model we adopt in this paper is that of phase transition systems
(PTS) [17,12]. A PTS is a transition system that allows continuous state changes over
time periods of positive duration as well as discrete state changes in zero time.
2.1. Discrete, continuous and hybrid variables
The state of a PTS is described by three types of variables: discrete variables, clock
variables and hybrid variables. The value of discrete variables can change only at
discrete points in time. Discrete variables are used to describe the state of the controller
as well as any other quantity that changes value in a discrete fashion.
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Clock variables can be set to arbitrary values at discrete points in time; once set,
their value increases linearly with time. Among the clock variables is a master clock T ,
that measures the amount of time elapsed since the initial con4guration of the system.
Properly speaking, the master clock is not a state variable, since its value does not
usually correspond to any physical quantity in the underlying system. Nonetheless,
the master clock is often useful in writing system speci4cations, as it provides an
absolute reference for measuring the length of intervals of time. We remark that the
assumption of the presence of a master clock is not essential for the development of the
results presented in the paper: with minor changes, it is possible to adapt the proposed
methodology to systems without the notion of a master clock.
Hybrid variables are used to describe the state of the physical system, along with
any other derived quantity that can change continuously in time. The value of hybrid
variables can change in a continuous way in time, and can also exhibit countably
many discontinuity points. The temporal evolution of the values of hybrid variables
is often speci4ed by diKerential equations. In our model we consider the solutions of
the diKerential equations as given, separating the concerns of solving the diKerential
equations from those of studying the temporal properties of the system.
2.2. Assertion language
Throughout the paper, we assume that we have a 4xed assertion language, used to
describe the initial condition and the state transitions of PTSs, and to label the vertices
and edges of hybrid diagrams. We assume that the assertion language contains 4rst-
order predicate calculus, and that among its domains are the integers and the reals, along
with and the usual mathematical functions and relation symbols (e.g. +; ·; exp;¿; · · ·)
interpreted over the reals. By assertion over a set of variables V we intend a formula
of this assertion language whose free variables are among those in V. Moreover, in
order to obtain our relative completeness results, we assume that the assertion language
is powerful enough to represent records of values and lists of values and records [18].
Furthermore, the language must also include the least and greatest 4xpoint operators
[18]. Let P(x1; : : : ; xn) be a predicate symbol of arity n, and 	(P; x1; : : : ; xn) be a
formula whose free variables are a subset of x1; : : : ; xn, and where the predicate P has
only positive occurrences, i.e., occurrences under an even number of negations. The
equation
P(x1; : : : ; xn) ≡ 	(P; x1; : : : ; xn) (1)
can be interpreted as a 4xpoint equation for P, provided all elements except for P
and x1; : : : ; xn are interpreted. A relation P˜ is a solution of (1) if, when substituted
for P, the equation holds for all values of x1; : : : ; xn. We denote by 
P:	 (resp. P:	)
the predicate that de4nes the minimal (resp. maximal) relation satisfying (1). The
predicates 
P:	 and P:	 are known as the least and greatest 4xpoints of (1). The
assertion language must contain the formulas 
P:	 and P:	, for any P and 	 that
satisfy the above restrictions.
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2.3. De9nition and behavior of phase transition systems
A phase transition system (PTS) is de4ned as follows:
Denition 1 (PTS). A PTS S=(V; ;T; ;A) consists of the following compo-
nents.
(1) A set V of typed state variables, partitioned into the set Vd of discrete variables,
the set Vc of clock variables, and the set Vh of hybrid variables. Clock variables
have type R+ (i.e. the set of non-negative real numbers) and hybrid variables
have type R. A distinguished clock variable T ∈Vc represents a master clock that
measures the amount of time elapsed during the system behavior. The state space
S consists of all type-consistent interpretations of the variables in V; we denote
by s<x= the value at state s∈ S of variable x∈V.
(2) An assertion  over V that de4nes the set {s∈ S | s |= } of initial states. We
require that the implication →T =0 holds.
(3) A 4nite set T of transition assertions over V; V′ representing the discrete state
changes. Each assertion ∈T represents the transition relation {(s1; s2)∈ S × S |
(s1; s2) |= }, where (s1; s2) interprets x∈V as s1<x= and x′ ∈V′ as s2<x=. For all
∈T, we require that the implication →T =T ′ holds: transitions are instanta-
neous. We denote by En()=∃V′: the enabling condition of , denoting the set
of states from which  can be taken.
(4) A time-progress assertion  overV that speci4es a condition that must hold when-
ever time progresses. This assertion can be used to express urgency requirements
for the scheduling of transitions. For example, the requirement that a transition 
be taken as soon as it becomes enabled can be expressed by conjoining the for-
mula ¬En() to the time-progress assertion. The time-progress assertion can also
be used to express other timing requirements for the scheduling of transitions; we
refer to [19] for a more thorough discussion.
(5) A 4nite set A of activities representing the continuous state changes. Each activity
a∈A consists of an enabling assertion Ca over Vd and of an evolution function
Fa : S ×R+ → S. At every s∈ S there must be exactly one a∈A such that s |=Ca.
If at time t the system is at a state s |=Ca, at time t + P the system will be at
state Fa(s;P). For every a∈A, the function Fa must satisfy the equations
Fa(s; t) = s ∀x ∈Vd:Fa(s; t)<x= = s<x=;
Fa(s; t) = Fa(Fa(s; t′); t − t′) ∀x ∈Vc:Fa(s; t)<x= = s<x= + t
for every s |=Ca; t¿0 and 06t′6t. The function Fa is represented by the set
of terms {Fxa }x∈V over V∪{P}, where the term Fxa gives the value of x as a
function of the elapsed time P.
We study the behavior of a PTS in the sampling semantics. This semantics represents
the temporal evolution of the system as an enumerable sequence of snapshots, each
describing the state of the system at a certain time. A sequence of snapshots is called a
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computation, and with each PTS we associate the set of computations that correspond
to possible system evolutions.
To de4ne the set of computations of a PTS, we introduce the family of assertions
{ticka[P]}a∈A. Each ticka[P] is an assertion over V∪V′ and over the parameter P,
whose domain is the set R+ of non-negative real numbers. Assertion ticka[P] describes
a possible state change of the system due to activity a when an amount of time P¿0
elapses, and is given by
ticka[P]: Ca ∧
( ∧
x∈V
(x′=Fxa [P])
)
∧ ∀t:(06 t ¡ P→ [Fxa [t]=x]x∈V):
In the above formula, [Fxa [t]=x]x∈V denotes the result of simultaneously replacing each
occurrence of x in  with Fxa [t], for all x∈V. The form of the assertion ticka [P]
ensures that the progress constraint  holds at every moment of a time step, except
possibly for the 4nal one. As discussed in [12], if  is used only to encode urgency
requirements or upper bounds on the transition waiting times, assertion ticka[P] can
be rewritten without quanti4ers.
Denition 2 (PTS computations). A computation of a PTS S=(V; ;T; ;A) is
an in4nite sequence  : s0; s1; s2; : : : of states of S that satis4es the following conditions:
(1) Initiality: s0 |= .
(2) Consecution: for each i¿0, one of the following holds:
(a) there is a transition ∈T such that (si; si+1) |= ;
(b) there is an activity a∈A such that (si; si+1) |=∃P¿0:ticka[P].
(3) Time progress: for each t ∈R there is i∈N such that si<T =¿t.
We denote by L(S) the set of computations of a PTS S.
2.4. A room-heater (RH) example
As our running example throughout the paper, we consider a variant of the tempera-
ture control system presented in [1]. The system, which we call RH , consists of a room
with a window and a heater. The window, controlled by some independent agent, may
be opened or closed at will. The heater turns on when the temperature is below the
threshold temperature of 68◦F and turns oK when the temperature is above the thresh-
old temperature of 72◦F. To prevent mechanical stress, the heater has an embedded
clock that prevents it from changing state within 60 s of the last change. The general
form of the evolution function for x is Fx = hw + r + (x − hw − r)e−P=cw, where c is
the heat capacity of the room, h is the heat provided by the heater, w is the thermal
resistance of the window, and r is the exterior temperature. In our system, we assume
that hoK = 0; hon = 10, wopen = 1; wclosed = 1:5; c=70, and r=60◦F. Initially, the room
temperature x is below 60◦F. Our phase transition system S=(V; ;T; ;A) is de-
4ned as follows.
(1) The set of discrete variables is Vd = {H;W}, where H denotes the state of the
heater and ranges over domain {On;O= }, and W denotes the state of the window
and ranges over domain {Open;Closed}. The set of clock variables is Vc = {T; y},
where T is the global clock, and y measures the time elapsed since the last On=O=
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switching of the heater. The set of hybrid variables is Vh = {x}, where x is the
temperature of the room.
(2) The initial condition is
 :H =O= ∧W =Closed ∧ x¡60∧y=0∧T =0.
(3) The set of transitions is T= {"1; "2; "3}, where "i :Ei ∧Ri for i∈{1; 2; 3}, and
E1: H = O= ∧ x 6 68 ∧ y ¿ 60; R1: H ′ = On ∧ y′ = 0;
E2: H = On ∧ x ¿ 72 ∧ y ¿ 60; R2: H ′ = O= ∧ y′ = 0;
E3: true; R3: W ′ = ¬;
where ¬Open=Closed and ¬Closed =Open. Variables not mentioned in R1; R2,
and R3, respectively, are left unchanged by the transitions.
(4) The time-progress assertion is =¬E1 ∧¬E2. This ensures that "1 and "2 are
taken as soon as they become enabled.
(5) The activities are A= {a1; a2; a3; a4}, where FTai =T+P and Fyai =y+P for every
i∈{1; 2; 3; 4}, and Cai and Fxai are de4ned as follows:
Ca1 : H = O= ∧W = Closed ; Fxa1 = 60 + (x − 60)e−P=105;
Ca2 : H = O= ∧W = Open; Fxa2 = 60 + (x − 60)e−P=70;
Ca3 : H = On ∧W = Closed ; Fxa3 = 75 + (x − 75)e−P=105;
Ca4 : H = On ∧W = Open; Fxa4 = 70 + (x − 70)e−P=70:
The properties we wish to prove about RH state that the room temperature eventually
reaches the range from 65◦F to 75◦F, and that once the temperature is in this range it
will remain in this range forever.
3. Hybrid diagrams
To study the temporal behavior of a PTS we introduce hybrid diagrams, derived from
the fairness diagrams of de Alfaro, Manna, Sipma, and Uribe [7]. Hybrid diagrams
are graphs whose vertices are labeled by assertions and whose edges are labeled by
transition relations; additional fairness constraints represent progress properties of the
diagram’s computations.
Diagrams are used to represent the PTS under consideration, along with the tem-
poral properties that have been proved about it. Their graph structure provides an
abstract representation of the possible state-transitions of the system. Unlike ordinary
abstractions, diagrams can preserve all the information that is necessary to recover the
behavior of the original system in full detail. This information can be used to re4ne
the abstraction, should the abstraction be inadequate for the proof of a given property.
The re4nements of the abstractions take the form of diagram transformations, and will
be discussed in the next section.
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3.1. De9nition of hybrid diagram
A hybrid diagram (diagram, for short) A=(V; V; &; ; ";J;C) consists of the fol-
lowing components.
(1) A set V of typed state variables that includes the master clock T . A state is a
type-consistent interpretation of all the variables in V; the state space S of the
diagram is the set of all such variable interpretations.
(2) A set V of vertices.
(3) A labeling & that assigns to each vertex v∈V an assertion &(v) over V. A location
of a diagram is a pair (v; s) with v∈V and s |= &(v). Hence, a location consists of a
vertex and a corresponding state, and it represents an instantaneous con4guration of
the diagram. We indicate by loc(A)= {(v; s)∈V × S | s |= &(v)} the set of locations
of A.
(4) A labeling  that assigns to each vertex v∈V an initial assertion (v) over V.
This labeling de4nes the set of initial locations {(v; s)∈V × S | s |= (v)}. For all
v∈V , we require that assertion (v)→T =0 holds.
(5) A labeling " that assigns to each edge (u; v)∈V ×V a transition assertion "(u; v)
over V∪V′ and P, where P is a distinguished variable with domain R+. For
u; v∈V , assertion "(u; v) represents the possible state changes of the system when
going from vertex u to vertex v by a time step of duration P∈R+. We require
that the assertion "(u; v)→T ′=T +P holds for all u; v∈V .
(6) A set J of justice constraints, and a set C of compassion constraints. The ele-
ments of J and C are pairs (R;G) :R⊆V;G⊆V ×V .
The justice and compassion constraints, collectively called fairness constraints, repre-
sent fairness properties that have been proved about the system. For a constraint (R;G),
the set of vertices R⊆V speci4es a request region; the request is grati9ed when a
transition from a vertex u to a vertex v is taken, with (u; v)∈G. A justice constraint
indicates that a request that is performed without interruptions will eventually lead to
grati4cation; a compassion constraint indicates that a request performed in4nitely often
will be grati4ed in4nitely often [17,9].
3.2. Diagram computations
Given an assertion ’ over V, we denote by ’′ the formula obtained by replacing
each free x∈V by x′ ∈V′. With this notation, we de4ne diagram computations as
follows:
Denition 3 (Diagram computations). A run of a diagram A=(V; V; &; ; ";J;C) is
an in4nite sequence of locations (v0; s0); (v1; s1); (v2; s2); : : : ∈ (loc(A))!, satisfying the
following conditions.
(1) Initiality: s0 |= (v0).
(2) Edge labels: for all i¿0, (si; si+1) |=∃P:"(vi; vi+1).
(3) Time progress: for each t ∈R, there is i∈N such that si(T )¿t.
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(4) Justice: for each constraint (R;G)∈J, if there is k ∈N such that vi ∈R for all
i¿k, then there is j¿k such that (vj; vj+1)∈G.
(5) Compassion: for each constraint (R;G)∈C, if vi ∈R for in4nitely many i∈N,
then there are in4nitely many j∈N such that (vj; vj+1)∈G.
If  : (v0; s0); (v1; s1); (v2; s2); : : : is a run of A, the sequence of states s0; s1; s2; : : : is a
computation of A. We denote by Runs(A) and L(A) the sets of runs and computations
of A, respectively.
We note that the above de4nition of diagram run diKers slightly from the one pre-
sented in [7]: since the de4nition of location ensures that si |= &(vi), we can drop the
“consecution requirement” used there. When a state transition (si; si+1) occurs along a
computation, it must satisfy the formula &(vi)∧ "(vi; vi+1)∧ &′(vi+1). The current choice
simpli4es the labels of diagram edges, yielding a more concise graphical representation.
We de4ne the abbreviation
"ˆ(u; v) def= &(u) ∧ "(u; v) ∧ &′(v)
denoting the possible state changes corresponding to the traversal of edge (u; v).
3.3. The initial diagram for a PTS
Every PTS can be represented by a one-vertex diagram, as the following construction
shows.
Construction 1. Given a PTS S=(V; ;T; ;A), we de9ne the diagram hd(S)=
(V; V; &; ’; ";J;C) by V = {v0}; &(v0)= true; ’(v0)= ; J= ∅; C= ∅, and
"(v0; v0) =
( ∨
∈T
( ∧P = 0)
)
∨
( ∨
a∈A
ticka[P]
)
:
Theorem 4. For a PTS S; L(S)=L(hd(S)).
Proof. The result follows by comparing De4nitions 2 and 3.
In Fig. 1, we present the initial diagram A0 = hd(RH) corresponding to system RH .
3.4. Hybrid diagrams vs. hybrid automata
Hybrid diagrams are related to hybrid automata, a formalism widely adopted for the
modeling of hybrid systems and for the study of their temporal properties [2,5,1,10].
While sharing a similar labeled-graph structure, the two formalisms diKer in some
respects. In a hybrid automaton, the dynamical behavior of the system and the discrete
state-transitions are described by diKerent components: the 4rst by diKerential equations
labeling the vertices, the second by transition relations labeling the edges. In a hybrid
diagram, both types of system evolution are described by the traversal of diagram
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Fig. 1. Hybrid diagram A0. The labels "1, "2, and "3 are as the transitions of RH bearing the same name
(with the added conjunct P=0); the labels "4; "5; "6, and "7 are equal to ticka1 [P]; ticka2 [P]; ticka3 [P],
and ticka4 [P], respectively. In edge labels, we use the comma “,” as an alternative symbol for disjunction
“∨”. The single vertex u0 is marked Init as a reminder that its initial label (u0) is equal to the initial
condition of RH .
edges. Vertex labels are used to express invariants that have been proved about diagram
computations. This diKerence is motivated by the purposes hybrid automata and hybrid
diagrams serve. Hybrid automata were proposed as a formal model of hybrid systems,
to which various formal veri4cation methods could be applied. Hybrid diagrams, on
the other hand, are meant to provide a deductive representation of a hybrid system and
of the safety and progress properties that have been proved about it, and are suited to
the application of the diagram transformation rules that will be presented next.
4. Diagram transformation rules
The temporal properties of a PTS are studied by means of transformation rules [8].
There are four rules: the simulation rule, used to study safety properties; the justice
and compassion rules, used to study progress properties; and the pruning rule, used to
prune portions of a diagram that are never traversed by runs along which time diverges.
If a diagram A can be transformed into a diagram B by one of these rules, we
write A⇒B, and we indicate by ∗⇒ the reTexive transitive closure of ⇒. The rules
preserve language containment: A⇒B implies L(A)⊆L(B). Given a PTS S, the
rules are used to construct a chain of transformations hd(S)=A0⇒A1⇒ · · · ⇒An.
At any time, it is possible to check algorithmically whether the last diagram of the
chain complies with the speci4cation. This test, discussed in the next section, provides
a suBcient condition for the diagram to satisfy the speci4cation, and returns either a
positive answer to the veri4cation problem, or guidance for the extension of the chain
of transformations.
4.1. Simulation rule
The simulation rule, derived from [8], enables the transformation of a diagram into
a new one, such that the second diagram is capable of simulating the 4rst one.
A simulation relation between two diagrams A1 and A2 is induced by a function
f :V1 → 2V2 mapping each vertex of A1 into a subset of related vertices in A2. We say
that a function f induces a simulation relation between A1 and A2 if the following
three conditions hold:
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(1) For each initial location (u; s) of A1, there is an initial location (v; s) of A2 with
v∈f(u).
(2) For all locations (u; s) of A1 and (v; s) of A2 such that v∈f(u), if it is possible
to take a transition from (u; s) to (u′; s′) in A1, then it must be possible to take a
transition from (v; s) to (v′; s′) in A2, with v′ ∈f(u).
(3) For each (R2; G2)∈J2 (resp. ∈C2) there is (R1; G1)∈J1 (resp. ∈C1) such that:
(a) If A2 is in the request region, then A1 must also be: precisely, if v∈R2 ∩f(u),
then u∈R1.
(b) If A1 follows a gratify edge, A2 must be able to do the same by executing
one simulation step. Precisely, assume A1 is at location (u; s) and location A2
is at (v; s), with v∈f(u). If A1 takes a transition from (u; s) to (u′; s′) with
(u; u′)∈G1, then A2 must be able to take a transition to some (v′; s′), with
v′ ∈f(u′) and (v; v′)∈G2.
The simulation rule establishes whether there is a simulation relation between two
diagrams A1 and A2 by checking the validity of a set of logical formulas. In the
aBrmative case, the rule enables the transformation of A1 into A2.
Rule 1 (Simulation). Consider two diagrams A1 = (V; V1; &1; 1; "1;J1;C1) and A2 =
(V; V2; &2; 2; "2;J2;C2) that share the same variables. If there is a function f :
V1 → 2V2 that satis9es the conditions below, then A1⇒A2.
(1) For all u∈V1, the following assertion holds:
1(u) ∧ &1(u)→
∨
v∈f(u)
(2(v) ∧ &2(v)):
(2) For all u; u′ ∈V1 and v∈f(u), the following assertion holds:
("ˆ1(u; u′) ∧ &2(v))→
∨
v′∈f(u′)
"ˆ2(v; v′):
(3) For each (R2; G2)∈J2 (resp. ∈C2) there is (R1; G1)∈J1 (resp. ∈C1) such that:
(a) For all u∈V1, if f(u)∩R2 = ∅ then u∈R1.
(b) For all (u; u′)∈G1 and v∈f(u), the following assertion holds:
"ˆ1(u; u′) ∧ &2(v)→
∨
v′∈H (u′ ;v)
"ˆ2(v; v′);
where H (u′; v)= {v′ | v′ ∈f(u′)∧ (v; v′)∈G2}.
Note that, if A2 simulates A1, it is not necessary for every location of A1 to corre-
spond to a location of A2. In fact, Condition 1 requires this only for initial locations,
while Condition 2 ensures that the reachable locations of A1 correspond to (reachable)
locations of A2. Hence, the non-reachable locations of A1 may not correspond to any
location in A2.
Theorem 5 (Soundness of Rule 1). If A1⇒A2 by Rule 1, then L(A1)⊆L(A2).
Example 1. By applying the simulation rule to the diagram A0 of Fig. 1, we obtain
the diagram A1 presented in Fig. 2. The application of the rule is based on the function
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Fig. 2. Hybrid Diagram A1. Edges labeled with false are not shown.
f de4ned by f(u0)= {v10; v11; v12; v13}. In Fig. 2, v10 is the only vertex satisfying the initial
condition of RH . For the other vertices, the initial labeling is false.
Intuitively, diagram A1 says that initially (at vertex v10) the temperature is below
65◦F, the clock is below 60, and the heater is oK. After some time at v10, the system
may go to vertex v11, where the heater is on, the temperature is still below 65
◦F, and
the clock can be either below or above 60. After this initial phase, the system oscillates
forever between vertices v12 (where the heater is on) and v
1
3 (where it is oK).
Two special cases of the simulation rule are commonly used in practice: vertex-
split, that splits a vertex of the diagram into several vertices, and vertex-strengthen,
that strengthens the labels of the diagram vertices.
4.1.1. Vertex split
Rule vertex-split enables us to split a vertex v with label ’ into a set of vertices
u1; : : : ; un with labels ’∧  1; : : : ; ’∧  n. The rule is used to do a case-analysis on the
possible states of the system corresponding to vertex v. In a 4gurative way, the rule
enables us to “zoom-in” into a vertex, analyzing in more detail the transition structure
of the system at that vertex.
Rule 2 (Vertex-split). Consider a diagram A=(V; V; &; ; ";J;C), a vertex v∈V , a
set U = {u1; : : : ; un} of new vertices (in which we wish to split v), and a set  1; : : : ;  n
of formulas over V such that
∨
i∈[1:::n]  i≡ true. We can transform A into a diagram
A′ obtained as follows:
(1) Replace vertex v with the set of vertices U , where for each 16i6n, ui ∈U is
labeled by &(ui)= &(v)∧  i and (ui)= (v).
(2) For all i; j∈ [1 : : : n] and z ∈V\{v}, let
"(z; ui) = "(z; v); "(ui; z) = "(v; z); "(ui; uj) = "(v; v):
For every new edge (w; w′) thus labeled, if "ˆ(w; w′)≡ false, then set "(w; w′)
= false, thereby eliminating the edge from the diagram.
(3) For each constraint (R;G), if v∈R then replace v with the set U , and for every
edge going to or from v in G, replace the edge with the corresponding new edges
going to or from U .
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Fig. 3. Hybrid diagram A2. Edges labeled with false are not shown.
Example 2. By applying the vertex-split rule twice to the diagram A1 of Fig. 1, we
obtain the diagram A2 presented in Fig. 3. The two applications of the rule correspond
to splitting v12 into {v22; v24} and splitting v13 into {v23; v25}.
Intuitively, diagram A2 analyzes in more detail the behavior of the room-heater
system corresponding to vertices v12 and v
1
3, distinguishing in each case whether the
clock is below or above 60. The distinction is important, since if the clock is below
60 the heater cannot change state. For this reason, the edges from v22 to v
2
5, and from
v25 to v
2
2 are labeled with false, and are not shown in Fig. 2.
4.1.2. Vertex strengthen
The other special case of the simulation rule we consider is the vertex-strengthen
rule. This rule enables us to strengthen the assertions labeling the vertices with inductive
invariants.
Rule 3 (Vertex-strengthen). Consider a diagram A=(V; V; &; ; ";J;C), a set v1; : : : ;
vn⊆V of vertices whose vertex labels we wish to strengthen, and a set  1; : : : ;  n of
formulas over V. Assume that for all i; j∈ [1: :n] the following assertions hold:
(vi)→  i; ( i ∧ "ˆ(vi; vj))→  ′j : (2)
Then, we can transform A into diagram A′=(V; V; &′; ; ";J;C) obtained by de9ning
&′(vi) to be &(vi)∧  i, for all i∈ [1: :n] and &′(u)= &(u) for all u∈V\{v1; : : : ; vn}.
Proving (2) is equivalent to proving that  1; : : : ;  n are inductive invariants with
respect to the vertex and edge labels.
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Fig. 4. Hybrid diagram A3, where ’1 : x675−7e−y=105 and ’2 : x¿60+12e−y=70. Edges labeled with false
are not shown.
By construction, the set of locations associated with vertex vi in A′ is a subset of
the set of locations associated with vi in A, for all 16i6n. Thus, while all vertices
of A have a corresponding vertex in A′, the same does not necessarily hold for the
locations. This indicates how the simulation rule (and in particular its special case
vertex-strengthen) can be used to reduce the set of locations of a diagram, enabling to
construct better approximations of the set of reachable locations.
Example 3. By applying the vertex-strengthen rule to the diagram A2 of Fig. 3, we
obtain the diagram A3 presented in Fig. 4. The application of the rule is based on
 2 =  4 = 656 x 6 75 ∧ x 6 75− 7e−y=105
for vertices v21 and v
3
4, and
 3 =  5 = 656 x 6 75 ∧ x ¿ 60 + 12e−y=70
for vertices v33 and v
3
5.
Intuitively, the purpose of this transformation is to show that indeed the temperature
remains within the desired range 65◦–75◦F at vertices v21; v
3
3; v
3
4, and v
3
5. The additional
conjuncts, denoted by ’1 and ’2 in Fig. 3, relate the temperature to the value of the
clock, ensuring that the clock is above 60 (and the heater is ready to be switched
on=oK) before the temperature approaches the boundaries of the desired range.
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4.2. Progress rules
The justice and compassion rules add new constraints to the justice or compassion
sets of a diagram, respectively. Since the rules must preserve language containment,
we can only add constraints that do not restrict the language of the diagram: such
constraints are said to be compatible with the diagram.
Denition 6 (Compatible constraints). We say that a constraint (R;G) is J-compatible
(resp. C-compatible) with a diagram A if its addition to the justice (resp. compassion)
set of A does not change the set of runs of A.
Intuitively, if a constraint is J - or C-compatible with a diagram, it expresses a
progress property obeyed by the diagram. Hence, in order to add a constraint to a
diagram, the justice and compassion rules must prove that the constraint is compatible.
In turn, the added constraints represent progress properties that have been proved about
the runs of the diagram. Thus, the justice and compassion rules enable us to prove
progress properties of diagrams, and to record the proved properties as constraints.
To prove that all runs obey the constraint, the justice and compassion rules rely on
well-founded relations and delay functions to measure progress towards its grati4cation.
For reactive systems, well-founded relations suBce for the proof of arbitrary progress
properties expressed in temporal logic [18]. Our results indicate that in order to be able
to prove arbitrary progress properties of real-time and hybrid systems, it is necessary to
use well-founded orders together with delay functions. Delay functions associate a non-
negative real number with each diagram location: roughly, the real number represents
an upper bound to the amount of time that can elapse before a decrease in the value
of the associated ranking function. Delay functions are reminiscent of the mappings of
Lynch and Attiya [15]: however, in [15] the mappings are used alone, and completeness
for progress properties is not achieved.
Denition 7 (Well-founded preorders). Given a set D, a well-founded relation ≺ over
D is a binary relation .⊆D×D such that there is no in4nite sequence d0; d1; d2; : : :
of elements of D with di . di+1, for all i¿0.
A relation D⊆D×D is a preorder if it is reTexive and transitive. If aD b but not
bD a, then we write a . b. The relation . induced in this fashion from D is an order
relation; we call . the order relation induced by D. We say that the preorder D over
D is well-founded if the order . it induces is well-founded, and we refer to the pair
(D; D) as a well-founded preorder. We represent a well-founded preorder (D; D) by a
two-place predicate ¡, such that ¡ (x; y) holds for x; y∈D iK x Dy. For simplicity, we
write x¡y in place of ¡ (x; y), and we write xy for (x¡y)∧¬(y¡ x), and x ≈ y
for (x¡y)∧ (y¡ x).
Denition 8 (Ranking function). Given a well-founded preorder (D; D), a ranking
function 6 : loc(A) →D for a diagram A is a function mapping locations of A into
elements of D. A ranking function 6 is represented by a labeling 6ˆ that associates with
each v∈V a term 6ˆ(v) over V such that s<6ˆ(v)== 6(v; s) for all s |= &(v). Here, we
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have extended the interpretation function < · = from variable to terms in the obvious
way.
Denition 9 (Delay function). A delay function 7 : loc(A) →R+ is a function mapping
locations of A into non-negative real numbers. A delay function 7 is represented by a
labeling 7ˆ that associates with each v∈V a term 7ˆ(v) over V such that s<7ˆ(v)== 7(v; s)
for all s |= &(v).
4.2.1. Justice rule
The justice rule is used to add a constraint (R;G) to the set of justice constraints of
a diagram. Given (R;G) and the ranking and delay functions 6; 7, the rule checks that:
(1) while in R, the value of 6 does not increase unless an edge in G is taken;
(2) the value of 7 gives an upper bound to the amount of time before an edge in G
is taken, R is left, or 6 decreases.
If these two conditions hold, then all runs already obey the justice constraint (R;G):
hence, the constraint is J -compatible, and it can be added to the diagram.
Rule 4 (Justice). Consider a diagram A=(V; V; &; ; ";J;C) and a constraint (R;G) :
R⊆V;G⊆V ×V . Assume that there is a well-founded preorder (D; D), a ranking la-
beling 6ˆ, and a delay labeling 7ˆ such that, for all u; v∈R with (u; v) =∈G, the following
assertion holds:
"ˆ(u; v)→ 6ˆ(u)  6ˆ′(v) ∨ (6ˆ(u) ≈ 6ˆ′(v) ∧ 7ˆ(u)¿ 7ˆ′(v) + P): (3)
Then, A⇒A′, where A′=(V; V; &; ; ";J∪{(R;G)};C).
A special case that occurs frequently is when, for every location (v; s) with v∈R,
there is an upper bound tM (v; s) for the time before a G-edge is followed. In this case
we can take s<7ˆ(v)== tM (v; s) and 6ˆ(v)= 0, and assertion (3) reduces to
"ˆ(u; v)→ 7ˆ(u)¿ 7ˆ′(v) + P: (4)
The labeling 6ˆ is used to cover the case in which there is no upper bound for the time
before a G-edge is followed. An example where the labeling 6ˆ is required is presented
below.
Example 4. Consider the hybrid diagram depicted in Fig. 5. We wish to add the
justice requirement (R;G)= ({v0; v1}; {(v1; v2)}). The value of x provides a bound for
the length of time for which the system can stay at v1 before taking the transition
in G from v1 to v2. However, the value of x does not provide a similar bound from
the vertex v0, since x gets reset to an arbitrary value during the transition from v0 to
v1. Moreover, there is no global upper bound on how long we can stay in vertex v0
before taking a gratify transition, even though there is a local upper bound on how
long we can stay in v0 before going to v1. Thus, we need to use both a ranking and
a delay function to prove the justice requirement. To apply the rule we use the well-
founded preorder (N;¿) of the natural numbers with their usual ordering, the ranking
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Fig. 5. Hybrid diagram illustrating ranking labelings. All edges also have the conjunct T ′ = T + P. Edges
labeled with false are not shown.
labeling de4ned by 6ˆ(v0)= 1 and 6ˆ(v1)= 6ˆ(v2)= 0, and the delay labeling de4ned by
7ˆ(v0)= 7ˆ(v1)= x and 7ˆ(v2)= 0.
Example 5. Returning to our room-heater example, to show that the temperature even-
tually reaches the desired range, we apply Rule 4 to the diagram A3 of Fig. 4, adding
the justice constraint ({v30; v31}; {(v31; v21); (v31; v34)}); we denote by A4 the resulting dia-
gram. This constraint shows that a run of A3 cannot stay forever in v30 or v
3
1, and must
eventually proceed to either v21 or v
3
4. Intuitively, this proves that the temperature even-
tually reaches the desired range of 65◦–75◦F, and once in that range, it stays forever
in the range, since no edge leaves v3i ; i∈{2; 3; 4; 5}.
The rule uses the well-founded preorder (N;¿) and the ranking function de4ned by
6ˆ(v30)= 1 and 6ˆ(v
3
i )= 0 for all i∈{1; : : : ; 5}. The delay function is given by
7ˆ(v30) = 60− y;
7ˆ(v31) =
{
175 + 105 ln((75− x)=49) if x 6 60;
150 + 70 ln((70− x)=10) otherwise;
7ˆ(v21) = 7ˆ(v
3
3) = 7ˆ(v
3
4) = 7ˆ(v
3
5) = 0:
We point out that while this application of the rule uses both a ranking and a delay
function, in this example it would have been possible to achieve the same eKect using
only a delay function, albeit a more complex one.
Theorem 10 (Soundness of Rule 4). If a constraint (R;G) is added by Rule 4 to
the justice set of a diagram A, obtaining diagram A′, then Runs(A)=Runs(A′) and
L(A)=L(A′).
Proof. Since A′ has more constraints than A, it is immediate that Runs(A′)⊆Runs(A).
To show the reverse containment, assume towards the contradiction that the conditions
of Rule 4 are satis4ed, and that there is a run  : (v0; s0); (v1; s1); (v2; s2); : : : ∈Runs(A)
that does not satisfy (R;G). By de4nition, there is k ∈N such that vi ∈R; (vi; vi+1) =∈G
for all i¿k. By Condition (3) the value of 6(vi; si) does not increase for i¿k. Since
the domain of 6 is well-founded, this value cannot decrease in4nitely often, and there
must be k ′¿k such that 6(vi; si) is constant for i¿k ′. For m¿k ′, let xm = sm<T =−sk′ <T =.
From Condition (3), it is easy to prove by induction on m¿k ′ that xm67(vk′ ; sk′) −
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Fig. 6. Hybrid diagram illustrating the compassion rule. All edges also have the conjunct T ′ = T +P. Edges
labeled with false are not shown.
7(vm; sm). Since limm→∞ xm =∞ because of the divergence of time, we have limm→∞
7(vm; sm)=−∞, contradicting the non-negativity of 7.
The completeness result for this rule will be stated and proved in Section 6.
4.2.2. Compassion rule
The compassion rule is used to add a constraint (R;G) to the set of compassion
constraints of a diagram. Given (R;G) and the ranking and delay functions 6; 7, the
rule checks that:
(1) unless an edge in G is taken, 6 does not increase,
(2) whenever R is entered, 6 decreases,
(3) while in R, the value of 7 gives an upper bound to the amount of time before an
edge in G is taken, R is left, or 6 decreases.
If these three conditions hold, then all runs already obey the compassion constraint
(R;G), which is thus C-compatible with the diagram, and can therefore be added to
the set of compassion constraints.
Rule 5 (Compassion). Consider a diagram A=(V; V; &; ; ";J;C) and a constraint
(R;G) :R⊆V;G⊆V ×V . Assume that there is a well-founded preorder (D; D), a
ranking labeling 6ˆ, and a delay labeling 7ˆ such that, for every u; v∈V with (u; v) =∈G,
the following conditions hold:
"ˆ(u; v)→ 6ˆ(u)¡ 6ˆ′(v); (5)
If u =∈ R; v ∈ R: "ˆ(u; v)→ 6ˆ(u)  6ˆ′(v); (6)
If u ∈ R; v ∈ R: "ˆ(u; v)→ 6ˆ(u)  6ˆ′(v) ∨ 7ˆ(u)¿ 7ˆ′(v) + P: (7)
Then, A⇒A′, where A′=(V; V; &; ; ";J;C∪{(R;G)}).
Example 6. Consider the hybrid diagram in Fig. 6. The diagram represents a system
where a request can be made to do some action (modeled by variable req). This request
can be undone at any time (modeled by entry into vertex v1), and then remade at a
later time (modeled by entry into vertex v0). However, only a 4nite number of requests
can be made (modeled by variable y, with integer domain).
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We would like to prove that if we are in4nitely often in vertex v0, then we will
eventually reach vertex v2, where the edge (v0; v2) represents the grati4cation of the
request. That is, we wish to add the compassion requirement ({v0}; {(v0; v2)}). To
apply the rule we use the well-founded preorder (N;¿), the ranking function de4ned
by 6ˆ(v0)= 6ˆ(v1)=y and 6ˆ(v2)= 0, and the delay function de4ned by 7ˆ(v0)= x and
7ˆ(v1)= 7ˆ(v2)= 0.
Theorem 11 (Soundness of Rule 5). If a constraint (R;G) is added by Rule 5 to the
compassion set of a diagram A, obtaining diagram A′, then Runs(A)=Runs(A′) and
L(A)=L(A′).
Proof. Again, it is immediate that Runs(A′)⊆Runs(A). To show the reverse contain-
ment, assume towards the contradiction that the conditions of Rule 5 are satis4ed, and
that there is a run  : (v0; s0); (v1; s1); (v2; s2); : : : ∈Runs(A) that visits in4nitely often R
taking only 4nitely many edges in G. Thus, there is k ∈N such that (vi; vi+1) =∈G for
all i¿k. By (5), the value of 6 does not increase along  after k.
If  visits V\R in4nitely often, it must in4nitely often return to R, and by (7) the
value of 6 beyond k decreases in4nitely often, against the hypothesis that the domain of
6 is well-founded. Thus, there is m¿k such that  stays in R forever beyond position
m. Once  is con4ned to R, the proof follows that of Theorem 10, due to the similarity
between conditions (7) and (3).
The completeness result for the compassion rule will be stated and proved in
Section 6.
4.3. Pruning rule
The pruning rule prunes from a diagram a subset of vertices that cannot appear in
any run of the system because of the presence of a justice constraint.
Rule 6 (Pruning). Let A1 = (V; V1; &1; 1; "1;J1;C1) be a diagram, and let U1⊆V1 be
a subset of its vertices such that the following two conditions hold:
(1) there is (R1; G1)∈J1 such that U1⊆R1; (U1×V1)∩G1 = ∅;
(2) for all u∈U1 and v∈V1\U1; "ˆ1(u; v)≡ false.
Then, A1⇒A2, where A2 = (V; V2; &2; 2; "2;J2;P2) is obtained as follows:
(1) V2 =V1\U1;
(2) &2; 2; "2 are obtained by restricting the domain of &1; 1, and "1 to V2; V2, and
V2×V2, respectively;
(3) for each constraint (R;G)∈J1 (resp. ∈C1), we insert the constraint (R∩V2; G ∩
(V2×V2)) into J2 (resp. into C2).
The soundness of the rule follows from the observation that no run of the diagram
can contain vertices in U if the conditions of the rule are satis4ed. In fact, if a run
entered U , it would not be able to leave it, and by staying forever in U it would
violate at least one justice constraint of the diagram.
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This rule can be used in conjunction with Rule 4 to prune from the diagram live-
locking vertices. A livelocking vertex is a vertex from which there are no runs along
which time diverges. This result is a special case of Lemma 21 of Section 6.3.
5. Proving temporal properties
The speci4cation language we consider in this paper is the linear-time temporal
logic TLs. The formulas of TLs are obtained by combining 4rst-order logic formulas
by means of propositional connectives, of the future temporal operators ◦ (next),
(always), ♦ (eventually), U (until), and of the corresponding past ones ; ; ♦− and
S [16]. Thus, in a TLs formula there are no occurrences of temporal operators inside
the scope of logical quanti4ers.
Given a PTS S and a speci4cation ’∈TLs, we say that S satis4es ’, written
S |=’, if all computations of S satisfy ’. Denoting by L(’) the set of behaviors
that satisfy ’, this can also be written L(S)⊆L(’). A proof of S |=’ can be
constructed by producing a chain of diagram transformations
hd(S) = A0 ⇒ A1 ⇒ · · · ⇒ An
such that L(An)⊆L(’). In fact, L(S)=L(hd(S)) by construction, and L(Ai)⊆
L(Ai+1) for all 06i¡n, since diagram transformations preserve language containment.
In this section, we present an algorithm to establish whether L(An)⊆L(’), also
written An |=’. Since the veri4cation problem for PTSs is undecidable, the algorithm
is not a decision procedure. Rather, the algorithm provides either a positive answer to
the veri4cation problem S |=’, or guidance for the search for counterexample or for
the further extension of the chain of transformations.
5.1. Algorithmic checking of diagrams
Given a diagram A and a formula ’∈TLs, the algorithm provides either a positive
answer to A |=’, or information about the region of the diagram that can contain a
counterexample to ’. This information can be used as guidance for the extension of
the chain of transformations. The 4rst step of the algorithm consists in constructing a
Streett automaton N¬’ that accepts all the computations that do not satisfy ’ [23,20,21].
The automaton is a 4rst-order version of a classical Streett automaton.
Denition 12 (Streett automaton). A (4rst-order) Streett automaton N consists of the
components (V; (V; E); &; Q;B), where V; & are as in hybrid diagrams; (V; E) is a
directed graph with set of vertices V and set of edges E⊆V ×V ; Q⊆V is the set of
initial vertices, and B, called the acceptance condition, is a set of pairs (P; R) :P; R⊆V .
Again, a location of N is a pair (v; s) : v∈V; s |= &(v) composed of a vertex and of a
corresponding state. A run  of N is an in4nite sequence of locations (v0; s0); (v1; s1);
(v2; s2); : : : such that v0 ∈Q, and
(1) for all i¿0; (vi; vi+1)∈E;
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(2) for each pair (P; R)∈B, either vi ∈R for in4nitely many i∈N, or there is k ∈N
such that vi ∈P for all i¿k.
If  : (v0; s0); (v1; s1); (v2; s2); : : : is a run of N , the sequence of states s0; s1; s2; : : : is a
computation of N . The set of runs (resp. computations) of a Streett automaton N is
denoted by Runs(N ) (resp. L(N )).
To show that no behavior of A satis4es ¬’, the algorithm constructs the graph
product A⊗N¬’ and checks that no in4nite path in it corresponds to a computation of
both A and N¬’. The construction of the graph product relies on a terminating proof
procedure  for the 4rst-order language used in the speci4cation and in the labels of
the diagram. The procedure  should be able to prove a subset of the valid sentences
that includes all substitution instances of propositional tautologies. Given a 4rst-order
formula  , we write   ;   depending on whether  terminates with or without a
proof of  , respectively.
Construction 2 (Graph product). Given diagram A=(V; U; &A; ; ";J;C) and Streett
automaton N¬’ =(V; (V; E); &N ; Q;B), the graph product A⊗N¬’ =(W; Z; H) consists
of a graph (W;H) and of a set of initial vertices Z ⊆W , and is de9ned by:
(1) W = {(u; v)∈U ×V |  ¬(&A(u)∧ &N (v))};
(2) Z = {(u; v)∈W | v∈Q and  ¬((u)∧ &N (v))};
(3) H ={((u1; v1); (u2; v2))∈W ×W | (v1; v2)∈E and  ¬("ˆ(u1; u2)∧&N (v1)∧&′N (v2))}.
To show that there is no in4nite path in the product that corresponds to a computation
of both A and N¬’, we check that every in4nite path in (W;H) starting from Z violates
either a fairness constraint of A or a pair in the acceptance condition of N¬’. To this
end, consider a strongly connected subgraph (SCS) X ⊆W of the graph (W;H). We
say that X is admissible if the following conditions hold:
(1) for all (R;G)∈J, if X ⊆R×V then there are (u1; v1); (u2; v2)∈X such that (u1; u2)
∈G and ((u1; v1); (u2; v2))∈H ;
(2) for all (R;G)∈C, if X ∩ (R×V ) = ∅ then there are (u1; v1); (u2; v2)∈X such that
(u1; u2)∈G and ((u1; v1); (u2; v2))∈H ;
(3) for all (P; R)∈B, if X ⊆ (U ×P) then X ∩ (U ×R) = ∅.
The following theorem states that if there are no reachable admissible SCSs in the
products, then A |=’. This check can be done in time polynomial in |W | using eBcient
graph algorithms.
Theorem 13 (Diagram checking). Given a diagram A and a speci9cation ’∈TLs, let
A⊗ N¬’ =(W; Z; H). If all SCSs of (W;H) that are reachable in (W;H) from Z are
not admissible, then A |=’.
Finally, the following theorem states that the veri4cation methodology presented in
this paper is complete with respect to 4rst-order linear-time temporal logic.
Theorem 14 (Completeness for TLs). Given a PTS S and a speci9cation ’∈TLs, if
S |=’ then there is a chain of transformations hd(S) ∗⇒ A such that A |=’ can be
proved using Theorem 13.
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This theorem will be proved in Section 6, along with the other completeness results.
Note that while the proof procedure  used for the construction of the graph product is
incomplete and terminating, the proof of the assertions arising from the transformations
may require general 4rst-order reasoning.
5.2. Obtaining guidance
The presence of admissible and reachable SCSs in the product graph can be used to
guide the further analysis of the system, following the insights of Sipma, Uribe, and
Manna [22]. Given an admissible and reachable SCS X of (W; Z; H)=A ⊗ N¬’, let
Xr ⊆W be the set of vertices that can appear along a path from Z to X in (W;H).
Consider th eprojections Y = {u | (u; v)∈X }, Yr = {u | (u; v)∈Xr} of X and Xr onto the
diagram A: we say that Yr and Y constitute a candidate counterexample path (CCP)
in A. The CCPs correspond to regions of the diagram that can contain counterexamples:
if a run ∈Runs(A) violates ’, there must be a CCP Yr; Y such that  4rst follows
Yr until it reaches Y , and then remains in Y forever while visiting all vertices of Y
in4nitely often.
The information provided by the CCPs can be used either to guide the search for a
counterexample, or to extend the chain of transformations to show that no counterex-
ample is contained in the CCPs.
5.2.1. Search for counterexample
Given a CCP Yr; Y , it may be possible to prove that there is a behavior shared
by the diagram A and the original PTS S that follows Yr and then remains in Y
forever, visiting all vertices of Y in4nitely often. The existence of such a behavior
would establish S |=’.
Alternatively, the CCPs can be used to guide the simulation of the behavior of S
by simulating S along the CCPs.
5.2.2. Search for proof
The CCPs provide guidance for the extension of the chain of transformations. The
aim of the additional transformations is to show that, for every CCP Yr; Y :
(1) either there is no path in Yr from an initial vertex of Z to Y ;
(2) or, after following Yr , a computation cannot remain in Y forever and visit all the
vertices of Y in4nitely often.
To show that there is no path in Yr from Z to Y , it is possible to use the simulation
rule to strengthen the assertions of the edges and vertices along Yr , until the path is
interrupted by labeling some edge or vertex with false. To show that a computation
cannot stay in Y forever and visit all vertices of Y in4nitely often, the simulation rule
can be used to strengthen the labels of vertices and split vertices into new vertices,
thus analyzing in more detail the structure of the SCS Y and possibly splitting it into
several SCSs. The justice and compassion rules can be used to show that the system
cannot stay forever in Y , or in4nitely often in some subsets of Y .
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Example 7. Using the algorithm presented in this section, it is possible to check that
diagram A3 of Fig. 4 satis4es the speci4cation (656x675)⇒ (656x675).
On the other hand, if we check A3 against the speci4cation ♦(656x675) we obtain
two CCPs, corresponding to the SCSs {v30}; {v31}. To prove the speci4cation, we must
thus show that v30 and v
3
1 are not reachable (which is obviously not possible), or that a
run cannot be forever con4ned to v30 or v
3
1. This is shown by adding the justice constraint
({v30; v31}; {(v31; v21)}) as in Example 3. The diagram-checking algorithm shows that the
resulting diagram A4 satis4es ♦(656x675).
6. Completeness results
In this section we prove Theorem 14, which expresses the completeness of the
methodology. Like similar completeness results [18], our result is relative to 4rst-order
reasoning: in other words, it is relative to the existence of an oracle that is able to
prove all valid assertions. We introduce the following de4nitions.
Denition 15. Consider a diagram A=(V; V; &; ; ";J;C).
(1) A run pre9x of A is a 4nite sequence (v0; s0); (v1; s1); (v2; s2); : : : ; (vn; sn) of loca-
tions of A satisfying Conditions 1 and 2 of De4nition 3.
(2) We say that A is non-livelocking if every run pre4x of A can be extended to a
run of A.
(3) We say that A is globally reachable if for every location (v; s)∈ loc(A) there is a
run pre4x (v0; s0); : : : ; (vn; sn) ending with (vn; sn)= (v; s).
(4) We say that A is deterministic if (u)∧ (v)↔ false and "ˆ(u; v)∧ "ˆ(u; w)↔ false
for all u; v; w∈V .
The crucial step in the completeness proof for the methodology consists in proving
that, if the language of a PTS is contained into that of a deterministic diagram, then
there is a chain of transformations beginning with the initial diagram of the PTS and
ending with the given deterministic diagram. This fact, together with known results
from the theory of omega-automata, will easily lead to the result. The proof of the ex-
istence of the chain of transformations consists in several steps. First, we prove relative
completeness results for the justice and compassion rules. Next, we show how livelock-
ing locations can be eliminated using the simulation, justice, and pruning rules. Finally,
by combining these results we can prove the existence of the chain of transformations.
6.1. Justice
Our 4rst theorem states that if a diagram is totally reachable and has empty set of
constraints, then every J -compatible constraint can be added with a single application
of Rule 4.
Theorem 16 (Completeness, justice). If a diagram A=(V; V; &; ; ";J;C) is globally
reachable, and (R;G) is J-compatible with A′=(V; V; &; ; "; ∅; ∅), then (R;G) can be
added to the set of justice constraints of A with one application of Rule 4.
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The proof uses the following lemma, that is proved in [13].
Lemma 17. Let S; ❂ be a well-founded ordering. Then there exists a ranking function
60 : S →Ord , where Ord is the set of ordinals, such that:
(1) for all s; s′ ∈ S, we have s❂ s′→ 60(s)¿60(s′);
(2) for all s, if 60(s)= @ and @❂ A, then there exists s′ ∈ S such that 60(s′)= A and
s❂ s′.
(3) for all s; s′ ∈ S, if s❂ s′′ implies s′❂ s′′ for all s′′ ∈ S, then 60(s)¿60(s′′).
Proof of Theorem 16. The proof is based on the completeness proofs for veri4ca-
tion rules presented in [18]. For n¿0, we call a 4nite sequence of locations (v0; s0);
(v1; s1); : : : ; (vn; sn) a j-path if all its vertices are contained in R, and for 06i6n, we
have (vi; vi+1) =∈G and (si; si+1) |=∃P:"(vi; vi+1). Let R˜= {(v; s)∈ loc(A) | v∈R}, and
de4ne the relation ❂⊆ R˜× R˜ by
(v; s) ❂ (v′; s′) i=
(
s′<T = − s<T =¿ 1;
and there is a j-path from (v; s) to (v′; s′)
)
:
The relation ❂ is well-founded on R˜. In fact, assume towards the contradiction that
there is an in4nite descending chain ‘0❂ ‘1❂ ‘2❂ · · · of locations of R˜. Since the
diagram is globally reachable, there is a j-path C0 from an initial location to ‘0, and
for all i∈N, there is a j-path Ci+1 from ‘i to ‘i+1 of temporal duration at least 1, since
‘i❂ ‘i+1. Thus, the in4nite path C0; C1; C2; : : : is a run of diagram A1 that stays forever
in R˜ while never following an edge in G, contradicting the J -compatibility of (R;G).
Using Lemma 17, from ❂ we de4ne a ranking function 6 : R˜ →Ord , where Ord is
the set of ordinals, that satis4es the following properties:
(1) ‘❂ ‘′→ 6(‘)¿6(‘′);
(2) if ‘′❂ ‘′′→ ‘❂ ‘′′ for all ‘′′, then 6(‘)¿6(‘′).
If there is a j-path from ‘ to ‘′ in R˜, then 6(‘)¿6(‘′). In fact, let C be the j-path,
and consider any location ‘′′ ∈ R˜. If ‘′❂ ‘′′, there must be a j-path C′ from ‘′ to ‘′′ of
duration at least 1, and because of the existence of j-path CC′ this implies that ‘❂ ‘′′.
Property 2 then leads to the desired conclusion.
Given a j-path C=(v0; s0); (v1; s1); : : : ; (vn; sn) we de4ne len(C)= sn<T = − s0<T =, and
we say that C is level if 6(v0; s0)= 6(v1; s1)= · · · = 6(vn; sn). Given ‘∈ R˜, we denote
by D(‘) the set of level j-paths from ‘, and we de4ne
7(‘) = sup
C∈D(‘)
len(C): (8)
To see that 7 : R˜ →R+ is well-de4ned, note that if C : ‘0; ‘1; : : : ; ‘n is a level j-path,
then len(C)¡1, for otherwise ‘0❂ ‘n, leading to 6(‘0)¿6(‘n) by Property 1 above.
The functions 6; 7 can then be extended to loc(A) by assigning an arbitrary value to
locations not in R˜.
We claim that these functions 6 and 7 satisfy the condition (3) for all u; v∈R such
that (u; v) =∈G. To see this, consider two locations ‘=(u; s)∈ R˜; ‘′=(v; t)∈ R˜, and
assume that (s; t) |=∃P:"(u; v). Let d= t<T = − s<T = be the value of parameter P that
satis4es the quanti4er. We have 6(‘)¿6(‘′), since there is a j-path from ‘ to ‘′. If
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6(‘)¿6(‘′), the condition (3) holds. Else, 6(‘)= 6(‘′), and for any C∈D(‘′), the
j-path ‘; C is also level, and len(‘; C)= len(C) + d: thus, 7(‘)¿7(‘′) + d, and again
condition (3) holds.
It remains to be shown that the preorder (D; D), the ranking function 6, and the
delay function 7 can be expressed in our assertion language. The set D in the preorder
is simply the set D= loc(A) of all diagram locations, and we take 6ˆ to be the identity
function on locations. The formula ¡ encoding D can be obtained following the methods
of Manna and Pnueli [9, Section 7.2.2]. First, note that the relation ❂ can be encoded in
our assertion language, since the latter can encode lists of values and records (necessary
to encode states and paths), and it includes the 4xpoint operators. Also, we can trivially
construct a predicate Rˆ(·) such that Rˆ(‘) iK ‘∈ R˜, for all ‘∈ loc(A). Consider then the
formula
E(Q; ‘1; ‘2): Rˆ(‘1) ∧ Rˆ(‘2) ∧ ∀‘′2:((‘2 ❂ ‘′2)→ ∃‘′1:((‘1 ❂ ‘′1) ∧ Q(‘′1; ‘′2)))
and de4ne ¡(‘1; ‘2) as the maximal 4xpoint Q:E(Q; ‘1; ‘2). The relation ¡(‘1; ‘2),
also written ‘1¡ ‘2, encodes the fact that for each descending chain from s1, there
is a descending chain from s2 that is at least as long. Clearly, for ‘1; ‘2 ∈ R˜ we have
6(‘1)= 6(‘2) iK ‘1≈‘2, and 6(‘1)¿6(‘2) iK ‘1 ‘2. Hence, the preorder (loc(A); ¡)
is a suitable encoding in our assertion language of D. Moreover, since we can express
the notion of a level segment in our assertion language, we can easily construct the
labeling 7ˆ representing 7 from its de4nition (8) (see [9, Section 7.2.2] again for the
details).
6.2. Compassion
Unlike Rule 4, which is complete for adding J -compatible constraints, Rule 5 is not
complete for adding C-compatible constraints, if used in isolation. To show that the
methodology, in its whole, is complete for adding compassion constraints, we proceed
in two steps. First, we introduce a more complex rule that is complete by itself for
adding C-compatible constraints. Then, we show that each application of this rule
can be mimicked by the application of Rule 2 to split some vertices, followed by
Rule 5 to add the C-compatible constraint, followed by Rule 1 to merge back the
vertices.
The new rule requires the use of a family of auxiliary assertions {’(v)}v∈V over V,
used to represent a set of locations {(v; s)∈ loc(A) | s |=’(v)}. This set of locations is
a “superset” of R (precisely, is a superset of the locations in R), and it consists of
locations that play the same role of R in leading to the goal G.
Rule 7 (Compassion, with auxiliary assertions). Given a diagram A=(V; V; &; ;
";J;C) and a constraint (R;G) :R⊆V;G⊆V ×V , assume that there are
(1) a family of assertions {’(v)}v∈V over V, such that ’(v)= true for all v∈R;
(2) a well-founded preorder (D; D) and a ranking labeling 6ˆ;
(3) a delay labeling 7ˆ,
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such that, for every u; v∈V with (u; v) =∈G, the following assertions hold:
"ˆ(u; v)→ 6ˆ(u)¡ 6ˆ′(v); (9)
’(u) ∧ "ˆ(u; v)→ 6ˆ(u)  6ˆ′(v) ∨ ¬’′(v) ∨ 7ˆ(u)¿ 7ˆ′(v) + P; (10)
¬’(u) ∧ "ˆ(u; v)→ 6ˆ(u)  6ˆ′(v) ∨ ¬’′(v): (11)
Then, A⇒A′, where A′=(V; V; &; ; ";J;C∪{(R;G)}).
The soundness and completeness of this new rule are expressed by the following
theorems.
Theorem 18 (Soundness of Rule 7). If a constraint (R;G) is added by Rule 7 to the
set of compassion constraints of a diagram A, obtaining diagram A′, then Runs(A)
=Runs(A′), and therefore L(A)=L(A′).
Proof. Again, it is immediate that Runs(A′)⊆Runs(A). To show the reverse contain-
ment, assume towards the contradiction that the conditions of Rule 7 are satis4ed, and
that there is a run  : (v0; s0); (v1; s1); (v2; s2); : : : ∈Runs(A) that visits in4nitely often R
taking only 4nitely many edges in G. Thus, there is k ∈N such that (vi; vi+1) =∈G for
all i¿k. By (9), the value of 6 does not increase along  after k.
Let B1 = {(v; s)∈ loc(A) | s |=’(v)}; B0 = loc(A)\B1, and note that no vertices of R
are part of locations of B0. If  visits B0 in4nitely often, it must in4nitely often return
to B1 to visit R, and by (11) the value of 6 beyond k decreases in4nitely often, against
the hypothesis that the domain of 6 is well-founded. Thus, there is m¿k such that 
stays in B1 forever beyond position m. Once  is con4ned to B1, the proof follows
that of Theorem 10, due to the similarity between conditions (9), (10), and condition
(3).
Theorem 19 (Completeness, compassion). If a diagram A=(V; V; &; ; ";C;J) is
globally reachable, and (R;G) is C-compatible with A′=(V; V; &; ; "; ∅; ∅), then (R;G)
can be added to the set of compassion constraints of A with one application of Rule 7.
Proof. The proof of the theorem is related to the proof of Theorem 16, from which
we borrow some notation. For n¿0, we call a 4nite sequence of locations (v0; s0);
(v1; s1); : : : ; (vn; sn) a g-free-path if no pair (vi; vi+1) of consecutive vertices is in G,
and (si; si+1) |=∃P:"(vi; vi+1) for all 06i¡n. A g-free-path is a c-path if it contains
at least one vertex in R. De4ne the relation ❂⊆ loc(A)× loc(A) by
(v; s) ❂ (v′; s′) i=
(
s′<T = − s<T =¿ 1;
and there is a c-path from (v; s) to (v′; s′)
)
:
Since (R;G) is C-compatible with A, relation ❂ is well-founded on loc(A). In fact,
reasoning as in the previous proof it can be shown that any in4nite descending chain
provides a counterexample to the C-compatibility of (R;G). Again, on the basis of ❂
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we can de4ne a ranking function 6 : loc(A) →Ord . For all locations ‘∈ loc(A) let
D(‘) = {C | C is a level c-path from ‘};
and de4ne
B1 = {‘ ∈ loc(A) |D(‘) = ∅}; B0 = loc(A)\B1:
For a location (v; s)∈ loc(A), if v∈R then (v; s)∈B1, since D(v; s) contains at least
the single-location c-path (v; s). Consider a family of assertions {’(v)}v∈V such that
v ∈ R→ ’(v) = true; (v; s) ∈ B1 ↔ s |= ’(v) ∧ &(v)
for all v∈V . These assertions characterize B1 and, by complementation, also B0. De4ne
the function 7 : loc(A) →R+ by
‘ ∈ B1 : 7(‘) = sup
C∈D(‘)
len(C); ‘ ∈ B0 : 7(‘) = 0:
As in the proof of Theorem 16, it is possible to construct labelings 6ˆ; 7ˆ corresponding
to 6 and 7 and that are expressible in the assertion language [18, Section 7.2.2].
Furthermore, it can be shown that the family of assertions {’(v)}v∈V can be constructed
on the basis of 6ˆ.
We claim that the family of assertions {’(v)}v∈V , together with the labelings 6ˆ and
7ˆ corresponding to 6 and 7, satisfy the conditions of Rule 7. In fact, let (u; s) and (v; t)
be two locations such that (u; v) =∈G and (s; t) |=∃P:"(u; v), and consider assertions (9)
–(11).
(1) Assertion (9) is proved by showing that, for any ‘∈ loc(A), we have that (v; t)❂ ‘
implies (u; s)❂ ‘. The conclusion follows from the properties of 6.
(2) Consider assertion (10), and assume (u; s)∈B1. If 6(u; s)¿6(v; t), the conclusion
follows. Otherwise, (u; s); (v; t) is a level g-free-path. If D(v; t)= ∅, then (v; t)∈B0,
so t |=¬’(v) and the conclusion follows again. Else, let d= t<T = − s<T = be the
time elapsed from s to t, and consider any C∈D(v; t). Path (u; s); C is a level
c-path, so (u; s); C∈D(u; s); moreover len((u; s); C)= len(C) + d. By de4nition of
7; 7(u; s)¿7(v; t) + d, and the conclusion follows once more.
(3) Consider assertion (11), and assume (u; s)∈B0. If 6(u; s)¿6(v; t), the conclusion
follows. Otherwise, (u; s); (v; t) is a level g-free-path. Since D(u; s)= ∅, we have
D(v; t)= ∅. In fact, the existence of C∈D(v; t) would imply that (u; s)C∈D(u; s),
contradicting (u; s)∈B0. Since D(v; t)= ∅, we have (v; t)∈B0, and thus t |=¬’(v),
from which the conclusion follows.
The following theorem states that we can mimic an application of Rule 7 with one
application of Rule 5 and two applications of Rule 1.
Theorem 20 (Simulating Rule 7 by Rules 5 and 1). Every application of Rule 7 can
be mimicked by one application of Rule 5 and two applications of Rule 1.
Proof. Let A=(V; V; &; ; "; ∅; ∅) be the original diagram, let (R;G) be the constraint
added by Rule 7, and let 6 and {’(v)}v∈V be the ranking function and the auxiliary
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assertions used by the rule. First, we use Rule 2 to split each vertex v∈V into two
new vertices (v; 1), (v; 2), where
&(v; 1) = &(v) ∧ ’(v); &(v; 2) = &(v) ∧ ¬’(v)
obtaining diagram A1. Second, we apply Rule 5 to A1, to add the constraint (R′; G′)
de4ned by
R′ = V × {1};
G′ = {((u; i); (v; j)) | (u; v) ∈ G ∧ i; j ∈ {1; 2}}
in order to obtain diagram A2. The application of the rule relies on the ranking labeling
de4ned by 6ˆ(v; 1)= 6ˆ(v; 2)= 6ˆ(v). It can be seen that Conditions (9)–(11) of Rule 7
imply that the corresponding Conditions (5)–(7) of Rule 5 hold.
Third, we apply Rule 1 to merge vertices (v; 1) and (v; 2) back into a single vertex
v labeled by &(v) again, for all v∈V . The function f corresponding to this merge
is speci4ed by f(v; 1)=f(v; 2)=f(v), for all v∈V . The structure of the resulting
diagram A3 will be identical to the structure of A, aside for the presence of the addi-
tional constraint (R;G). When applying Rule 1 to merge the vertices, we can justify
the constraint (R;G) in A3 on the basis of the constraint (R′; G′) of A2, according to
Condition 3. This concludes the proof.
6.3. Eliminating livelocking locations
The following lemma shows how to use the simulation, justice and pruning rules to
eliminate the unreachable or livelocking locations of a diagram.
Lemma 21. Given a diagram A=(V; V; &; ; "; ∅; ∅), there is a chain of transforma-
tions A ∗⇒ B, where B=(V; U; &˜; ˜; "˜; ∅; ∅), and where B is globally reachable and
non-livelocking, and |V |= |U |.
Proof. Let A=(V; V; &; ; "; ∅; ∅) be the original diagram. Let F⊆ loc(A) be the set
of reachable locations of A. By the methods of Manna and Pnueli [18], it is possible
to construct a family of assertions { (v)}v∈V such that s |=  (v) iK (v; s)∈F . Using
the simulation rule, it is possible to transform A into A1 = (V; V; U&; ; "; ∅; ∅), where
U&(u)= &(u)∧  (u) for all u; v∈V .
To obtain a non-livelocking diagram, de4ne the set E⊆ loc(A1) as the set of locations
of A1 that appear in some run of A1. If ‘∈ loc(A1)\E, then ‘ is livelocking. Moreover,
for all ‘∈ loc(A1)\E and all ‘′ ∈E, there can be no transition from ‘ to ‘′. We
want to show that there is a family of assertions {’(v)}v∈V de4ning E, i.e. such that
s |=’(v) iK (v; s)∈E, for all v∈V . To this end, we de4ne the relation ❂⊆ loc(A)×
loc(A) by
(v; s) ❂ (v′; s′) =
(
s′<T = − s<T =¿ 1;
and there is a path from (v; s) to (v′; s′)
)
:
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We then de4ne the predicates U (‘) and H (‘) for ‘∈ loc(A1) by the formulas
U (‘) = ∀‘′:‘ ❂ ‘′; (12)
H (‘) = 
Q:[U (‘) ∨ ∀‘′:(‘ ❂ ‘′ → Q(‘′))]: (13)
To show that H (‘) iK ‘ =∈E, we reason as follows:
(1) If H (‘) holds, then there is no in4nite sequence of locations ‘= ‘0❂ ‘1❂ ‘2❂ · · · :
This implies that ‘ is livelocking, and hence it cannot appear in any run of A1, so
that ‘ =∈E.
(2) Conversely, assume that ¬H (‘) holds. From (13), we know that there is at least
one ‘1 such that ‘= ‘0❂ ‘1 and ¬H (‘1) holds. Continuing in this way, we can
construct an in4nite sequence ‘= ‘0❂ ‘1❂ ‘2❂ · · · : Since ‘ is reachable from
some initial location (since A1 is globally reachable), this implies the existence of
a run that includes ‘, from which we conclude ‘∈E.
The existence of the family of assertions {’(v)}v∈V is then a consequence of the fact
that the relation ❂ and the other constructs of (12) and (13) can be expressed in our
logic [18].
By a second application of the simulation rule, it is possible to transform A1 into
A2 = (V; V ×{1; 2}; &˜; ; "˜; ∅; ∅), where:
(1) For all v∈V , we let &˜(v; 1)= U&(v)∧’(v) and &˜(v; 2)= U&(v)∧¬’(v).
(2) For all v∈V , we let ˜(v; 1)= ˜(v; 2)= (v).
(3) For all u; v∈V and i; j∈{1; 2}, we let
"˜((u; i); (v; j)) =
{
false if i = 2 and j = 1;
"(u; v) otherwise:
The function f :V →V ×{1; 2} is de4ned by f(u)= {u}×{1; 2} for all u∈V .
Note that the constraint (V ×{2}; ∅) is J -compatible with A2, since no run of A2
contains vertices in V ×{2}. By Theorem 16, using Rule 4 we can transform A2 into
A3 = (V; V ×{1; 2}; &˜; ˜; "˜; {(V ×{2}; ∅)}). Finally, using Rule 6 we can prune from
A3 all the vertices in V ×{2}, obtaining B. By construction, B is globally reachable,
non-livelocking, and has empty justice and compassion sets; moreover, it has the same
number of vertices as A.
6.4. General completeness
Combining the previous results we obtain the following theorem, that expresses the
completeness of the transformation rules presented in the paper. This theorem will also
lead to the completeness of the proposed veri4cation methodology for linear temporal
logic speci4cations, as we will see in the next section.
Theorem 22 (Completeness for PTS). If S is a PTS and A is a deterministic diagram
overV such thatL(S)⊆L(A), the simulation, justice, compassion and pruning rules
(Rules 1 and 4–6) enable the construction of a chain of transformations hd(S) ∗⇒ A.
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Proof. Let A0=hd(S)=(V; {u0}; &(u0)= true; 0; "0; ∅; ∅) and A=(V; V; &; ; ";J;C),
where J= {(R1; G1); : : : ; (Rm; Gm)}; C= {(Rm+1; Gm+1); : : : ; (Rn; Gn)}.
By Lemma 21, A0 can be transformed into a single-vertex, globally reachable, non-
livelocking diagram A1 = (V; {u1}; &1; 1; "1; ∅; ∅) such that L(A0)=L(A1).
Since diagram A is deterministic, for every sequence of states  : s0; s1; s2; : : : ; there
is at most one sequence of locations L()= (v0; s0); (v1; s1); (v2; s2); : : : that satis4es
Conditions 1 and 2 of De4nition 3. De4ne RunsS(A)= {L() | ∈L(S)}, and let
E⊆ loc(A) be the set of locations that appear in some run in RunsS(A). Again, it is
possible to de4ne a family of assertions {’(v)}v∈V such that s |=’(v) iK (v; s)∈E, for
all (v; s)∈ loc(A). Consider the diagram A2 = (V; V; &2; 2; "2; ∅; ∅) having the same set
of vertices of A, and de4ned as follows, for all v; v′ ∈V :
(1) &2(v)= &(v)∧’(v);
(2) 2(v)= (v)∧ 1(v);
(3) "2(v; v′)= "(v; v′)∧ "1(v; v).
To show that L(A1)=L(A2), we show both L(A1)⊆L(A2) and L(A2)⊆L(A1).
(1) L(A1)⊆L(A2). Consider a computation ∈L(A1). Since L(S)=L(A0)
=L(A1), by hypothesis we have ∈L(A), and there is a run ˆ∈RunsS(A)
that corresponds to . By construction, all locations of ˆ are present in A2, and all
transitions of ˆ are possible in A2, by de4nition of "2. Thus, ˆ∈Runs(A2), and
∈L(A2), as was to be shown.
(2) L(A2)⊆L(A1). Consider a computation ˆ∈L(A2) arising from a run ∈L(A2).
By construction of 2 and "2, we see that every state-transition possible along ˆ
is also possible in A1. Since the set of fairness constraints of both diagrams is
empty, we conclude that ˆ∈L(A1), as was to be shown.
There is a simulation transformation that transforms A1 into A2, based on the mapping
f : {u1} →V . To see this, consider the conditions of Rule 1.
(1) Since L(A1)⊆L(A) and A1 is non-livelocking, it must be 1(u1)→
∨
u∈V (u).
The result then follows from the de4nition of 2.
(2) Let (u1; s) be a location of A1 from which there is a transition to (u1; s′), and
let (v; s) be a location of A2 related to (u1; s). Since A1 is globally reachable
and non-livelocking, there is a run ′ ∈L(A1) containing (u1; s). By construc-
tion of A2, this run induces a run ∈L(A2) containing (v; s). Let C; (v; s) be
the run pre4x of  leading to (v; s), and let C′; (u1; s) be the corresponding pre-
4x of ′ leading to (u1; s). Since there is a transition from (u1; s) to (u1; s′),
and since A1 is non-livelocking, the run pre4x C′ can be extended to a run
C′; (u1; s); (u1; s′); ′ ∈Runs(A1). Since A2 is deterministic, C; (v; s) is the only run
pre4x of A2 that corresponds to C′; (u1; s), and since L(A1)=L(A2); C; (v; s) can
also be extended to a run C; (v; s); (v′; s′); ∈Runs(A2), for some (v′; s′)∈ loc(A2)
and . This shows that indeed A2 can take a transition from (v; s) to a location
(v′; s′) related to (u1; s′), as Condition 2 of Rule 1 requires.
(3) Immediate, since A2 has empty set of fairness constraints.
For 16i6m, constraint (Ri; Gi) is J -compatible with A2, and for m + 16i6n, con-
straint (Ri; Gi) is C-compatible with A2. To see this, assume towards the contradiction
that for some 16i6n there is a run ∈Runs(A2) that does not satisfy (Ri; Gi) and let
ˆ be the computation of A arising from . Since L(A2)=L(A1)=L(S), we have
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ˆ∈L(S), and since A2 and A are deterministic,  is the only run of A2 that corre-
sponds to ˆ∈L(S). Thus, if  does not satisfy (Ri; Gi);  =∈Runs(A), and ˆ =∈L(A),
contradicting L(S)⊆L(A). Thus, by Theorems 16 and 19 we can construct a series
of transformations A2⇒A3⇒ · · · ⇒An+2, where:
(1) for 16i6m; Ai+2 is obtained by adding constraint (Ri; Gi) to the justice set of
Ai+1 using Rule 4;
(2) for m+16i6n; Ai+2 is obtained by adding constraint (Ri; Gi) to the compassion
set of Ai+1 using Rules 5 and 1, as described by Theorem 20.
The 4nal step consists in proving that there is a simulation transformation based on
the identity mapping between Am+2 and A. This is a simple consequence of the fact
that Am+2 and A share the same set of fairness constraints, and the labelings of Am+2
are stronger (i.e. they imply) the corresponding labelings of A.
6.5. Completeness for temporal logic speci9cations
The 4nal step in the completeness argument consists in proving Theorem 14, which
states the completeness of the proposed veri4cation methodology with respect to spec-
i4cations written in TLs. To prove Theorem 14 we need the following construc-
tion, that given a Streett automaton M produces a hybrid diagram hd(M) such that
L(M)=L(hd(M)).
Construction 3 (From Streett automaton to diagram). Given a Streett automaton M =
(V; (V; E); &; Q;A) we can construct a hybrid diagram hd(M)= (V; V; &; ; ";J;C)
as follows:
(1) For all u∈V; (u)= true if u∈Q, and (u)= false otherwise.
(2) For all u; v∈V, let "(u; v)= true if (u; v)∈E, and let "(u; v)= false otherwise.
(3) J= ∅.
(4) C= {(V\P; V ×R) | (P; R)∈A}.
With this construction, we can proceed to the proof of Theorem 14.
Proof of Theorem 14. From ’, it is possible to obtain a deterministic Streett automa-
ton M’ such that L(M’)=L(’) [23,20,21]. The diagram hd(M’) is determinis-
tic, and since S |=’, by Theorem 22 we can construct a chain of transformations
hd(S) ∗⇒ hd(M’). It is easy to see that the graph product hd(M’) ⊗ N¬’ does not
contain any connected subgraph that is both reachable and admissible. This concludes
the argument.
7. Conclusions
In this paper, we have presented a diagram-based methodology for the veri4cation
of hybrid systems properties expressed in linear-time temporal logic. The proof of
a system property consists in a chain of stepwise diagram transformations. The vi-
sual representation of the system behavior, coupled with the guidance provided by the
596 Luca de Alfaro, A. Kapur / Theoretical Computer Science 290 (2003) 565–597
algorithm of the previous section, directs the gradual construction of the proof. The
methodology we proposed is the 4rst that is complete (relative to 4rst-order reasoning)
with respect to both safety and progress properties.
Diagrams bridge the gap between the system and the speci4cation. In the system S,
and in the initial diagram hd(S), all the information about the system’s behavior is
implicit in the transition relations and in the activities. The temporal speci4cation, on
the other hand, is equivalent to an automaton over in4nite words: in such an automaton,
all the information about the desired behavior is explicit in the vertex labels and in the
acceptance conditions. To algorithmically check the system against the speci4cation,
we need some 4nite structure to check, and we need some way of making the implicit
information explicit.
The 4nite structure is that of a diagram, and the purpose of diagram transformations
is to take the information that is implicit in the system’s transition relations, and make
it explicit in the vertex labels and fairness constraints of the diagrams. When all aspects
of the system’s behavior that are relevant to the speci4cation have been made explicit,
the algorithmic check of the diagram against the speci4cation will return an aBrmative
answer to the veri4cation problem.
While we have chosen phase-transition systems as our basic system model, the
methodology can be adapted to other models as well, including hybrid automata. In
particular, we remark that the de4nition of a hybrid diagram does not require that the
hybrid activities are deterministic, as is the case for the de4nition of PTS. Thus, hy-
brid diagrams can be used to study systems in which the dynamic evolution of some
hybrid variables is speci4ed only by bounds on their derivatives, rather than by exact
diKerential equations.
We conclude by observing that it is possible to formulate veri9cation rules in the
style of Manna and Pnueli [16] and Kesten, Manna, and Pnueli [12], that correspond
to the justice, compassion and pruning rules. These veri4cation rules would yield an
alternative methodology for hybrid system veri4cation, which would also be complete
for TLs. We chose to present the rules in the context of diagram transformations, rather
than premise-conclusion reasoning, due to the perceived advantages of the diagram-
based approach.
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